moduleSHFT(CLK，LOAD，DIN，QB);outputQB;inputCLK，LOAD;input[]DIN;reg[]REG;always@(posedgeCLK)if(LOAD)REG<=DIN;elseREG[]<=REG[];assignQB=REG[];endmodule该程序实现的功能为：